Hi,
I have a question on error generated due to bit shifts.
Single bit shift(in a register of B bits without sign bits using 2's complement arithmetic)produces an error which can be
modelled as a discrete probablity distribution of mean of -2^(-B)/2 and variance 2^(-2B)/4.

Could anyone please tell me the error distribution caused by 2 bit shifts?